

10/27/00

Contents

ISSUE CLASSIFICATION

MBER

U.S. UTILITY Patent Application

O.P.E.

PATENT DATE

TR. BK 3 Q.A. LA

APPLICATION NO. 09/697305	CONT/PRIOR F	CLASS <u>714</u> 324 <u>713</u>	SUBCLASS <u>733</u> 733	ART UNIT 2858 <u>9133</u>	EXAMINER MFTALHC
------------------------------	-----------------	--	---------------------------------------	--	--------------------------------

APPLICANTS

Takaki Yoshida
Reisuke Shimoda

ASQ

~~METALLIC~~
~~Zone~~
ones

TITLE

Fault detecting method and layout method for semiconductor integrated circuit

PTO-2040
12/89[illegible]

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)			NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____ _____	_____ (Primary Examiner) (Date)			ISSUE FEE	
				Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)			ISSUE BATCH NUMBER	

WARNING:

WARNING:
The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

Best Available Copy

(FACE)